For the fabrication of a low-cost and transparent amorphous InGaZnO (a-IGZO) thin film transistor (TFT), the possibility of using semiconducting and conducting, a-IGZO films as the channel and source/drain (S/D) electrode layers, respectively, was investigated, as was their effect on the device performance. Although the a-IGZO S/D electrodes' transistor performance was somewhat degraded, possibly due to the ex-situ integration process, acceptable TFT characteristics and transparency were obtained for the next-generation, transparent active matrix displays. The post-fabrication annealing ambient significantly affected the electrical properties of the a-IGZO S/D and channel layers, as the carrier concentration exhibited a close dependency on the amount of oxygen in the annealing ambient. #
Introduction
Amorphous InGaZnO (a-IGZO) thin film has been widely considered as an active channel material in a thin film transistor (TFT) for future transparent and high performance electronic devices. 1) As an alternative to the conventional amorphous-Si (a-Si)-based TFT, a-IGZO can significantly improve the device performance by satisfying the speed requirement of the next-generation and high-resolution displays. At the same time, due to its amorphous nature even after a high processing temperature of up to 500 C, 1) the typical non-uniformity problem in the electrical properties of low-temperature polycrystalline Si TFT can be resolved, thus making it suitable for large area applications. Due to these remarkable advantages of the a-IGZO thin films, numerous high performance transistors with a higher field-effect mobility than that of a-Si TFT ($1 cm 2 V À1 s À1 ) have been reported, where the a-IGZO thin films were deposited as a channel material by using physical vapor deposition processes such as pulsed laser deposition 1, 2) and sputtering.
3) Furthermore, the rapid improvement in the device performance of the a-IGZO-based TFT has enabled the fabrication of prototypes of 12.1-in. active matrix light emitting diode 4) and 15-in. active matrix liquid crystal display.
5)
The electrical properties of a-IGZO thin films were reported to be crucially affected by the sputtering deposition conditions, such as power, pressure, and oxygen partial pressure (P O 2 ). [6] [7] [8] [9] Especially, the increase of the P O 2 during the sputtering was reported to shift the electronic transport behavior of the film from conductor-like to semiconductorlike and even to insulator-like. 8, 9) This behavior could offer a unique opportunity to sequentially deposit the semiconducting and conducting a-IGZO films without a vacuum break by in-situ control of the P O 2 during the sputtering. In fabricating a typical a-Si TFT with a bottom-gated structure, a fourmask process is widely used to reduce the production cost. The active channel layer is deposited, followed by the deposition of the source/drain (S/D) electrodes and the simultaneous patterning of the active layer and the S/D electrodes by using a halftone mask. If this four-mask process can be realized in the a-IGZO TFT fabrication process, the consecutive deposition of semiconducting and conducting a-IGZO films without a vacuum break will greatly increase the fabrication convenience by facilitating the use of a single material target in the sputtering chamber and thus reducing the investment cost by eliminating the use of a separate system for the deposition of the S/D metal electrodes. As a side benefit, a low S/D contact resistance can be expected due to the ideal contact structure without a contamination layer. In addition, because the a-IGZO film cannot be seen in visible light due to its transparency, the transparency of the TFT may be increased by using the conducting a-IGZO film as the S/D electrodes with an a-IGZO active layer compared to that of the TFT with the opaque metal S/D electrodes.
The aim of this paper is to investigate the possibility of utilizing a-IGZO for both the channel layer and the S/D electrodes in the development of a cost-effective fabrication process for next-generation, transparent a-IGZO TFTs. To this end, we fabricated a-IGZO TFT devices with the ex-situ deposited a-IGZO S/D electrodes by controlling the P O 2 during the sputtering and compared their transistor characteristics with those of the conventional a-IGZO TFT using Mo film as the S/D electrodes. Although the in-situ deposition of a-IGZO channel and S/D electrode films is eventually favorable for the realization of the aforementioned cost-effective process, as a preliminary step, we used an ex-situ deposition process to check the possibility of using a-IGZO film as the S/D electrodes and studied the post-fabrication annealing effect with different ambient conditions.
Experimental Methods
To fabricate the bottom-gated a-IGZO TFT, a highly doped p-type Si wafer with a resistivity of 0.001-0.005 cm was used as both substrate and gate electrode. After a sulfuricperoxide mixture cleaning process, a 400-nm-thick Si 3 N 4 film was deposited as a gate insulator by using a plasmaenhanced chemical vapor deposition technique at 350 C. Then a 70-nm-thick a-IGZO active layer was deposited by using RF magnetron sputtering at room temperature with an IGZO target having a In 2 O 3 : Ga 2 O 3 : ZnO molar ratio of 1 : 1 : 1 and patterned through a lift-off process to an area size of 1000 m Â 500 m. The semiconducting a-IGZO channel was deposited at an RF power of 100 W and a pressure of 5 mTorr in an Ar and
As the a-IGZO TFT is typically annealed at a low temperature range in an air ambient to improve the electrical properties, 2, 10) the TFT samples in this experiment were annealed directly before the S/D electrode formation by using a hot plate at a temperature of 300 C for 1 hr in air ambient. After the thermal annealing, two different kinds of 150-nm-thick S/D electrode were formed via a lift-off process with a channel length of 50 m and a width of 100 m. The conducting a-IGZO film was sputterdeposited in Ar ambient without adding O 2 and a Mo film was deposited by using a DC magnetron sputter as a reference sample. Separate Hall measurement revealed the conductivity of the conducting a-IGZO film to be around 55 À1 cm À1 . Although the obtained conductivity was much lower than that of a typical metal oxide-based, transparent conducting electrode, it was low enough to operate the fabricated TFT devices. Schematic diagrams of the detailed TFT fabrication process flow and the cross-sectional device structure are shown in Fig. 1 . For some samples, in order to investigate the effect of the contact annealing on the device performance, additional rapid thermal annealing was performed after the S/D formation at 300 C for 1 min in either N 2 or O 2 ambient.
The transistor characteristics of the fabricated TFT devices were measured by using an HP semiconductor parameter analyzer (HP4145B). The microstructural properties of the semiconducting/conducting a-IGZO films and their interface structure were evaluated by transmission electron microscopy (TEM) operating at an acceleration voltage of 200 kV. Finally, the transmittance of the single and bi-layered a-IGZO thin film structures was measured by using a ultraviolet/visible/near infrared spectrometer. Separate blanket samples were prepared on Corning 1737 glass substrates and the film thicknesses of the single and stacked structures were kept identical to those in the TFT devices.
Results and Discussion
Before the electrical measurement of the a-IGZO TFT with the conducting a-IGZO S/D electrodes, the interface structure between the S/D electrode and the channel -both of which were composed of a-IGZO -was examined by TEM. As shown in Fig. 2(a) , the sample showed a uniform double-layered structure. Both the semiconducting and conducting a-IGZO layers exhibited a columnar shaped amorphous image with numerous vertical bright lines, which may be related to the porous boundary region formed during the coalescence stage of the film's growth. Although the conducting a-IGZO layer was deposited after the air exposure during the post-deposition annealing of the underlying semiconducting a-IGZO layer, no possible interfacial layer was identified and the vertical bright lines were nearlycontinuous across the boundary, as shown in the TEM image [inset of Fig. 2(a) ]. For the reference TFT sample with Mo S/D electrodes, a similarly clear interface was observed, even after the Mo deposition and subsequent thermal annealing at 300 C for 1 h in air.
11) Figures 2(b)-2(d) show the transfer characteristics of the a-IGZO TFTs having Mo and a-IGZO electrodes with
and without an additional contact annealing process after the device fabrication. During the electrical measurement, the drain voltage (V DS ) was fixed at 10 V and the drainto-source current (I DS ) was measured by sweeping the gate voltage from À40 to 40 V. As shown in Fig. 2(b) , the reference TFT sample with Mo S/D electrodes underwent no contact annealing process, and exhibited the following excellent transistor characteristics: field-effect electron mobility of $14 cm 2 V À1 s À1 , sub-threshold swing of $0:82 V/decade, and I on =I off ratio of $3 Â 10 7 . When the Mo S/D electrode was replaced with the conducting a-IGZO film, the device performance became somewhat inferior to that of the reference TFT sample with the fieldeffect electron mobility especially decreasing by $70%, which is possibly due to the ex-situ deposition and the unoptimized subsequent patterning process. However, the field-effect electron mobility of the TFT with the a-IGZO S/D electrodes ($4 cm 2 V À1 s À1 ) remained sufficiently high to drive the next-generation, active matrix displays. 8, 12) In order to study the effect of additional contact annealing process with different annealing ambient on the electrical properties of the fabricated a-IGZO-based TFTs, some samples were additionally annealed at 300 C for 1 min either in N 2 or O 2 ambient. and, thereby, induce an on-current decrease as observed in the transfer characteristics. The dependency of the electrical properties of the a-IGZO films on the annealing ambient was also evidenced by the N 2 annealing result shown in Fig. 2(d) . When both of the TFT samples were annealed in N 2 , the typical transistor characteristics were lost and the a-IGZO channel exhibited a conductor-like electrical behavior irrespective of the identity of the S/D electrodes. Because of the relatively oxygen deficient annealing ambient compared to the O 2 annealing, many oxygen atoms are believed to have escaped to the surrounding ambient, which resulted in a significant increase of the carrier concentration in the a-IGZO channel layer. Figure 3 shows the output characteristics of the TFTs with Mo and a-IGZO S/D electrodes without additional contact annealing. The TFT with Mo S/D electrodes demonstrated reasonable output characteristics with pinch-off and current saturation behaviors. However, the TFT with a-IGZO S/D electrodes exhibited a notable current crowding in the low drain voltage region (linear region), which was attributed to the high contact resistance between the a-IGZO S/D electrodes and the a-IGZO channel layer. 14) Although a low contact resistance was expected for the a-IGZO S/D contacts due firstly to the ideal contact structure with the identical oxide materials and secondly to the absence of any interfacial layer, as revealed in the previous TEM analyses [see Fig. 2(a) ], this high contact resistance might have originated from the process artifacts, such as the liftoff process and the ex-situ deposition of the a-IGZO S/D electrodes. This high contact resistance might be improved by the in-situ deposition of the conducting a-IGZO S/D film; further study is required. Finally, the effect of the a-IGZO S/D electrodes on the transparency of the a-IGZO channel layer was studied, as shown in Fig. 4 . A single a-IGZO channel layer on the glass substrate exhibited over 80% transmittance over the entire visible light range, indicating its suitability for transparent TFTs. When the conducting a-IGZO S/D film was deposited on the a-IGZO channel layer, the measured transmittance was slightly degraded in the low wavelength region. However, in most of the visible wavelength range, the transmittance was maintained at over 80%, which is sufficient for realizing transparent TFT devices.
Conclusions
As a preliminary study, an ex-situ deposited, conducting a-IGZO film was applied as the S/D electrodes on a semiconducting a-IGZO channel by simply changing the P O 2 during the sputtering. The device performance of the a-IGZO TFT with a-IGZO S/D electrodes was inferior to that of the conventional a-IGZO TFT with Mo S/D electrodes, possibly due to the ex-situ integration process. Nevertheless, the transistor performance and level of transparency were demonstrated to be sufficient for use as the driving circuit of the next-generation transparent active matrix displays. The electrical properties of the a-IGZO S/D and channel were strongly dependent on the postfabrication annealing ambient, especially the oxygen content, due to its close relationship with the oxygen vacancies in the a-IGZO films. Although this process requires further integration via an in-situ route, this study has successfully demonstrated that the conducting a-IGZO film can be satisfactorily used as the S/D electrodes. We believe that in-situ formation of the a-IGZO S/D and channel layers will greatly help in realizing cost-effective, transparent a-IGZO TFTs. 
